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Abstract— This paper proposes a method for the measure-1
ment of digitizer absolute phase errors, defined as the phase2
displacement between the digitized output and the input analog3
waveform. The measurement procedure is based on the use of a4
phase reference signal (PRS), which is theoretically synchronous5
with the input analog waveform and that triggers the digitizer6
sampling clock. From the characterization of the waveform7
generator phase response and the measurement of the time8
delay of the digitizer sampling clock with respect to the PRS,9
an accurate evaluation of the digitizer absolute phase error is10
obtained. The method has been applied to a high-performance11
digitizer, measuring the absolute phase errors of two different12
channels. The expanded uncertainty of the method has been13
quantified as a few microradians at 50 Hz and 150 µrad14
at 20 kHz.15
Index Terms— Calibration, Digital Low-Power Instrument16
Transformer (DLPIT), digitizer, Discrete Fourier Transform17
(DFT), phase measurement, Phasor Measurement Unit (PMU),18
power system measurements.19
I. INTRODUCTION20
THE knowledge of phase angles of signals is at the base of21 many engineering applications, from telecommunications22
to power systems [1], [2]. In particular, in most measurement23
applications, electronic instrumentation is based on digitizers24
to convert analog signals to digital samples that are handled25
by digital signal processors to get the desired measurement26
value. However, every digitizer has its own phase frequency27
response which introduces a phase deviation, between the28
analog input and its corresponding digital output samples, that29
is here defined as the absolute phase error of the digitizer.30
This deviation depends on the characteristics of the digitizer31
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input circuitry and the digitalization architecture. For very 32
low-frequency signals, this phase deviation can be negligible, 33
if the phase displacement reflects into a time delay much 34
lower than the time period of the considered waveform. For 35
many applications, two channels of the same digitizer are 36
involved in the measurement at the same time (i.e., power, 37
energy, or impedance measurement) so that only the relative 38
phase delay between channels is important. Measuring the 39
relative phase delay between the two channels of the same 40
digitizer, or two channels of two different digitizers with 41
synchronized sampling clocks, is an issue faced in a num- 42
ber of scientific papers [3]–[5]. However, there are special 43
applications, such as high-accuracy calibration of Phasor Mea- 44
surement Units (PMU) for medium voltage grid application 45
[6]–[10] or calibration of low-power instrument transformers 46
[11]–[14] with digital output (DLPIT, carried out by compar- 47
ison with a standard analog transformer), where high phase 48
accuracies, of the order of the microradian, are required. 49
In these situations, the absolute phase deviation of the single 50
channel of the used digitizer may be comparable or higher 51
than the required accuracy, introducing an unacceptable sys- 52
tematic error that highly influences the measurement result. 53
An interesting technique for the measurement of digitizer 54
absolute phase error was proposed in [15], which involves 55
the generation of a reference signal with known phase with 56
respect to a time reference, but it is not thoroughly discussed 57
and only first results are shown. 58
In this paper, a different technique for measuring the 59
absolute phase errors of digitizer is presented. The technique 60
has been introduced in [16], but here a thorough theoretical 61
explanation is given, together with an exhaustive uncertainty 62
analysis and an experimental validation. It is based on the 63
preliminary characterization of the phase error of the used 64
analog waveform generator with respect to a phase reference 65
signal (PRS), through the use of a phase comparator [4], [5]. 66
By means of a frequency counter, which measures the time 67
delay between the sampling clock of the digitizer under 68
test (DUT) and the PRS, and applying the discrete Fourier 69
transform (DFT) to the DUT samples, the absolute phase error 70
of the DUT is measured. 71
This paper is organized as follows. Section II describes the 72
measurement procedure, whereas Section III focuses on the 73
adopted measurement setup. Section IV analyzes systematic 74
errors and uncertainty contributions. Section V discusses the 75
experimental characterization of a digitizing module, and 76
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Fig. 1. Time delay between sine wave and PRS.
Section VI, in order to validate the proposed technique,77
presents a comparison with results obtained through a phase78
comparator [3]–[5].79
II. MEASUREMENT METHOD80
The measurement of the absolute phase error of a digitizer81
involves the evaluation of a phase delay between a digitized82
quantity, that is the output samples of the digitizer, and an83
analog quantity (typically a voltage), that is the digitizer84
input signal. To the best of the authors’ knowledge, direct85
measurement methods able to quantify this phase error are86
not available. Therefore, an indirect measurement method,87
based on the introduction of a reference phase signal (a square88
wave), having the same frequency of the input signal, has been89
adopted.90
At first, let consider an arbitrary waveform generator (AWG)91
that also provides a signal that acts as the PRS. This is a92
square signal with the same periodicity T0 of the generated93
sinusoidal signal. When a sinusoidal signal sg is generated,94
ideally, the zero crossing of the sine wave and square wave95
should be at the same time instant. Actually, due to the96
frequency response of the AWG and to its internal time delay,97
there is a time delay Tg between the zero crossing of sine98
wave and the rising edge of square wave. Assuming the rising99
edge of the PRS as the time reference (t = 0), the time delay,100
which corresponds to an initial phase angle of the sine wave101
equal to ϕg , is102
ϕg( f0) = 2piT0 Tg = 2pi f0 · Tg = ω0Tg (1)103
where f0 is the signal frequency. Thus, the generated sine104
wave can be written as105
sg(t) = sin(2pi f0t − ϕg) (2)106
where for the sake of simplicity, a unitary amplitude is107
considered. This effect is illustrated in Fig. 1.108
Now, let suppose that PRS is used to trigger the starting109
of the sampling performed by the digitizer (DUT) to be110
characterized. Ideally, the first command of the sampling111
should be aligned with the rising edge of PRS, but, due to112
Fig. 2. Time delay between PRS and sampling commands.
Fig. 3. Time delay between sampling commands and acquired samples.
the delay of the clock paths, it is actually delayed of a time 113
interval Tc (see Fig. 2). 114
After that, sampling commands are generated equally 115
spaced of the chosen sampling period Ts with the accuracy 116
of the adopted sampling clock (Fig. 2). 117
In a digitizer, the sampling command should ideally produce 118
an instantaneous acquisition of a sample but, actually, there is 119
always a delay T dDUT between the sampling command and the 120
acquisition of the sampled value. This delay impacts on the 121
acquired waveform as a phase shift. This, summed to the phase 122
shift ϕaDUT introduced by the transfer function of the analog 123
input circuitry of the digitizer, determines a phase error, i.e., 124
the absolute phase error of the digitizer (ϕDUT). Therefore, 125
the absolute phase error of the DUT can be expressed as 126
ϕDUT = 2pi f0T dDUT + ϕaDUT. (3) 127
As a consequence, the time delay between the sampling 128
command and the acquisition of the sampled value is 129
TDUT = ϕDUT2pi f0 . (4) 130
This situation is depicted in Fig. 3. 131
In order to evaluate the absolute phase error, let suppose that 132
the DUT is supplied with a signal sg and the PRS triggers 133
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Fig. 4. DUT sinusoidal input, PRS, and ideal and actual samples acquired
by DUT.
Fig. 5. Measurement setup.
the sampling performed by the DUT. All the phenomena134
previously shown occur together, as shown in Fig. 4.135
The sinusoidal waveform acquired by the DUT can be136
expressed as137
sDUT(kTs) = sin(2pi f0(kTs + Tc + TDUT − Tg))138
= sin(2pi f0kTs + ϕc + ϕDUT − ϕg)139
= sin(2pi f0kTs + ϕT ) (5)140
where time delays are given in terms of phase displace-141
ments (1). The term ϕT represents the comprehensive effect142
of all the time delays on the phase displacement of the143
acquired sinusoid. The phase angle ϕT can be evaluated by144
performing the DFT on the acquired samples and evaluating145
the phase angle at frequency f0 with a synchronized acqui-146
sition or different signal processing techniques. The phase147
deviation ϕDUT, introduced by the DUT at frequency f0, can148
be then obtained by149
ϕDUT = ϕT − ϕc + ϕg (6)150
where the phase delays ϕc and ϕg are measured as detailed in151
the following.152
III. MEASUREMENT SETUP153
To validate the proposed method, a proper automated test154
bench has been realized. Its block scheme is shown in Fig. 5.155
The system is based on a PXI (PCI eXtension for Instru-156
mentation) chassis: a GPS-disciplined Rubidium atomic clock157
(Fluke 910R) and an external universal frequency counter 158
(Agilent 53230A). The multifunction I/O module National 159
Instruments (NI) PXIe-6124 (±10 V, 16 bit, maximum sam- 160
pling rate 4 MHz) is the DUT. The module NI PXI-5422 161
(± 12 V, programmable gain, 16 bit, maximum sampling rate 162
200 MHz) has been used for AWG. The NI PXI 4462 (±10 V, 163
24 bit, maximum sampling rate of 204.8 kHz) module is used 164
as a phase comparator. 165
All the instruments of the test bench operate synchronously 166
since the clock source from the Fluke 910R is provided 167
to the whole PXI backplane and to the frequency counter 168
as external time base. Clock signals (with frequency dif- 169
ferent from 10 MHz) and trigger signals are generated by 170
the NI PXI-6683H synchronization board. In particular, the 171
sampling clock of DUT (CDUT in Fig. 5), the PRS and the 172
AWG generation clock (CAWG in Fig. 5, set to 5 MHz) are 173
generated by the NI PXI-6683H. A digital storage oscilloscope 174
(Lecroy MDA810, not shown in Fig. 5) is used to control the 175
correct operation of the setup and measure the rise time of 176
the PRS. It is worth to underline that CDUT is externally pro- 177
vided to the DUT, through the terminal PFI0 (Programmable 178
Function Input 0); moreover, the DUT starts to sample when it 179
recognizes the first pulse of the sample clock, which is delayed 180
from PRS of a time Tc (see Fig. 2). 181
The AWG, generating the sine wave sg , is connected to 182
both the DUT and phase comparator (COMP), which measures 183
the phase difference ϕg between sg and PRS. The frequency 184
counter gives the time delay Tc between PRS and DUT sam- 185
pling clock. All the clock and signal paths are symmetrically 186
managed (as better explained in the following) in order to 187
avoid different propagation delays. 188
Measurement software is developed in LabVIEW, using the 189
event-based state-machine approach. 190
For each test point, amplitude and frequency of the test sig- 191
nal of the DUT can be chosen and 30 repeated measurements 192
of ϕT , Tc, and ϕg are performed. In order to evaluate ϕT , for 193
each test frequency, a time window equal to a fixed number 194
of signal periods is used to perform the DFT. 195
For the sake of simplicity, in the realized setup, a DUT 196
which accepts external sampling clock is used. However, 197
the proposed method does not lose generality even in the 198
presence of a DUT which accepts the sampling clock through 199
the communication bus (whatever it is), since it is sufficient 200
to access to the pin receiving the sampling clock. 201
IV. SYSTEMATIC ERRORS AND SOURCES 202
OF UNCERTAINTY 203
A. Counter and Comparator Interchannel Delay 204
Both the measurement values given by the phase com- 205
parator, ϕg , and the frequency counter, Tc, are affected by 206
systematic errors due to differential time delay between the 207
two paths to the channel inputs of the instruments. These 208
systematic effects can be estimated and corrected as briefly 209
described in the following. 210
Let consider the two input paths of a frequency counter, 211
as depicted in Fig. 6(a): τ ′a and τ ′b indicate the time delays 212
in propagation due to the cables that connect the signals 213
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Fig. 6. (a) Delays at the input channels of a frequency counter. (b) Cumulative
delay representation.
Fig. 7. Differential delay of a frequency counter including cables.
to channel A and channel B, respectively and τ ′′a and τ ′′b214
are the time delays due to the conditioning circuits at the215
inputs stages of channel A and channel B, respectively. For216
time measurements that involve both channels, the effects of217
these delays can be cumulated into a differential delay, τab,218
equal to219
τab = τ ′a + τ ′′a −
(
τ ′b + τ ′′b
) (7)220
and accounted as done in Fig. 6(b).221
The differential delay τab is a systematic delay, at least222
in a short-term time period and, thus, can be compensated.223
To this aim, we consider two square signals Sa and Sb with224
time shift τd . Setting Sa as a start and Sb as a stop [Fig. 7(a)]225
T 1 is obtained; then, swapping the two inputs and start and226
stop [see Fig. 7(b)] and repeating the measurement, T 2 is227
obtained. It is228
{
T 1 = τd − τab
T 2 = τd + τab (8)229
and230
τd = T 1 + T 22 . (9)231
In this way, performing two measurements and combining232
opportunely the results, the systematic time delay between233
channel A and channel B is automatically compensated.234
Similar considerations can be done for the phase compara- 235
tor, considering now that the signals at its inputs have relative 236
phase delay of ϕd . The introduced uncertainty contribution 237
depends on the repeatability and stability of the generated 238
signals. In this case, the systematic effect introduced by 239
the comparator can be modeled with a differential phase 240
displacement ϕab. 241
Performing two measurements, inverting the inputs, (10) is 242
obtained. It results 243
{
ϕ1 = ϕab + ϕd
ϕ2 = ϕab − ϕd (10) 244
B. Time Delay Between DUT Sampling Clock and PRS 245
As it is explained in Section II, the rising edge of the PRS 246
is considered as the time reference (t = 0), and, thus, all the 247
measured time or phase delays are referred to it. However, an 248
uncertainty source has to be considered as associated with this 249
assumption that is the fact that the PRS is not an ideal square 250
wave; this aspect particularly affects the measurement of the 251
time delay between the DUT sampling clock and the PRS. 252
In fact, the intrinsic low-pass behavior of the PRS generation 253
affects amplitudes and phases of all harmonic components of 254
the generated square wave, possibly introducing phase delays. 255
Nevertheless, if the analog bandwidth of the PRS generator 256
is sufficiently greater than the fundamental frequency of the 257
generated square wave, then the contribution to the total uncer- 258
tainty, due to this assumption, can be considered small. For the 259
case at hand, the square waves (PRS and DUT sampling clock) 260
are generated by the synchronization board, which is optimized 261
to deal with square waves and has an analog bandwidth of 262
about 50 MHz, whereas the maximum analyzed frequency 263
is 20 kHz, that is more three orders of magnitudes lowers. 264
However, measuring the rise time of the PRS, the estimated 265
uncertainty contribution is lower than 0.2 µrad at 50 Hz and 266
68 µrad at 20 kHz. 267
C. Phase Delay Between Sine Wave and PRS 268
From a mathematical point of view, the phase is defined 269
for a sine wave with respect to a time reference. Therefore, 270
the problem of measuring the phase delay between the sine 271
wave and the PRS is ill-posed. It is more correct to consider 272
the time delay between the rising edge of the PRS and the 273
zero crossing, with positive slope, of the sine wave. Then, 274
it is straightforward to think to employ a frequency counter 275
to measure this time delay. However, the frequency counter, 276
in order to measure the time delay between two signals, adopts 277
trigger circuits to “square” the two waveforms. Especially 278
with low-frequency signals, as in the case here considered, 279
characterized by a low slope in correspondence of the zero 280
crossing, the trigger circuits can introduce an unacceptable 281
uncertainty. 282
However, it can be analytically demonstrated that the posi- 283
tive zero crossing of the fundamental component of a square 284
wave is coincident with the rising edge of the square wave. 285
Therefore, the problem can be simplified by measuring the 286
phase delay between the sine wave and the fundamental 287
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component of the square wave, through the use of a digital288
phase comparator.289
The fundamental component of a square wave can be290
obtained with a suitable analog filter. However, it is well291
known that analog filters introduce noise and could have292
problems of time stability, which influences the repeatability293
of the measurements. Moreover, their characteristics could be294
very sensitive to the environmental conditions.295
The phase delay between the sine wave and the PRS296
is here measured in the frequency domain, performing the297
DFT on the samples of the two waveforms; this is possible298
since the considered signals are stationary. As it is known,299
the frequency spectral content of a square wave is infinite,300
and, thus, the effect of the finite sample rate causes aliasing.301
This, in turns, makes some of the aliased high-frequency302
components (the harmonic frequencies that differ from a303
multiple of the sampling frequency by an amount exactly equal304
to the fundamental frequency) sum up to fundamental tone,305
causing the modification of the fundamental phase angle and,306
therefore, making the measurement less accurate.307
This problem was here solved using a digital antialiasing308
filter, with variable order (depending on the chosen sampling309
rate) and cutoff frequency equal to about half of the chosen310
sampling rate; the filter is internal to the COMP and is311
applied to all COMP inputs. In this way, assuming that the312
chosen COMP sampling rate is sufficiently higher than the313
PRS fundamental frequency (as in this case): 1) the aliasing314
problem is prevented; 2) the Nyquist theorem is respected for315
the fundamental component of the PRS; and 3) the phase angle316
of the fundamental tone of the PRS is correctly evaluated.317
Nevertheless, an uncertainty source, due to the fact that318
the two input channels of the COMP are stimulated with319
waveforms with different characteristics, i.e., a sine wave and320
a square wave, has to be considered. In particular, the square321
wave could stimulate a residual nonlinear behavior of the322
channel, which is not stimulated by the sine wave.323
In other words, the hypothesis at the basis of the compensa-324
tion of the interchannel phase delay, explained in Section IV-A,325
is the linearity of the input channels of the COMP. If signals326
that stimulate nonlinear behavior of the channels are used,327
then the interchannel phase delay cannot be compensated in328
the way it is explained. Nevertheless, two comments are due.329
First of all, the used digitizer for the COMP [18] has very330
good linearity and noise performances and so its main behavior331
can be considered linear. Moreover, even if a residual nonlinear332
behavior can be faced when using square waves, it is not a333
simplification to assume that the nonlinear behaviors of the334
two channels are the same.335
If these two hypotheses are true, considering again the336
signals in Section IV-A and assuming that the signal b is the337
fundamental component of the PRS, then (10) can be rewritten338
as follows:339
{
ϕ1 = ϕab + ϕd + ϕ1,NL
ϕ2 = ϕab − ϕd + ϕ2,NL
(11)340
where the values ϕ1,NL and ϕ2,NL are the additional phase341
displacement due to the square wave when it is applied to the342
TABLE I
STANDARD UNCERTAINTY CONTRIBUTIONS
first and to the second channel, respectively. Since we have 343
assumed that ϕ2,NL = ϕ1,NL, then (10) is still valid. 344
The contributions of these assumptions to the total uncer- 345
tainty are quantified to be lower than 0.1 µrad at 50 Hz 346
and 32 µrad at 20 kHz. It has been estimated by measuring 347
the mismatching between the relative phase error of the two 348
channels: 1) when they measure the same sine wave and 349
2) when they measure the same square wave. 350
D. Uncertainty on Sampling Event of the DUT 351
Another source of uncertainty is represented by the time 352
instant in which the DUT that receives a sampling clock pulse 353
performs the sampling. It is worthwhile noting that, to the aim 354
of the analyses made in this subsection, the jitter and the noise 355
of the sampling clock are not considered. 356
From the datasheet of the DUT [19], it is known that it 357
recognizes a sampling command when the rising edge of the 358
sampling clock reaches the value of about 2.2 V. 359
Therefore, a combined contribution to the total uncertainty 360
is considered given by: 1) the not perfect vertical rising edge of 361
the sampling clock and 2) the not perfect recognition of 2.2 V 362
by the DUT. With the frequency counter, the time interval 363
between the sampling clock crossings for 2.1 and 2.3 V has 364
been measured. Its uncertainty contribution has been quantified 365
to be lower than 10 nrad at 50 Hz and 4 µrad at 20 kHz. 366
E. Distortions on High-Frequency Content Signals 367
When a square signal, sampling clock or PRS, is con- 368
nected to two measuring systems with high input impedance, 369
as required by the procedure (Fig. 5), a strong distortion arises 370
at the edge of such signals. 371
This distortion introduces a high variability in the time delay 372
measurements. However, no significant distortion has been 373
detected when the square signal generator is connected to only 374
one measuring system. 375
Therefore, under the assumption of good short-term stability 376
of the generation and acquisition system, the measurements 377
have been performed in sequence. 378
F. Uncertainty Budgets 379
Starting from the analysis of the systematic errors and the 380
uncertainty sources, shown in Sections IV-A–IV-E, the uncer- 381
tainty budget is quantified in Table I. It summarizes all the 382
standard uncertainty contributions, where all the repeatability 383
and stability contributions are summed up. 384
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Fig. 8. Absolute phase error of channel 0 of the DUT, when the sampling
frequency is fixed to 1 MHz and signal amplitude and frequency change.
Fig. 9. Absolute phase error of channel 0 of the DUT, when the signal
frequency is fixed to 50 Hz and signal amplitude and sampling frequency
change.
V. EXPERIMENTAL RESULTS385
The DUT is tested in a variety of conditions. Four different386
signal amplitudes (1, 2, 5, and 10 V), corresponding to four387
different DUT input ranges, have been used.388
Signal frequencies from 1 Hz to 20 kHz have been consid-389
ered. Two sets of tests have been performed. In the first set,390
the DUT sampling frequency has been set to 1 MHz and the391
signal frequency has been varied.392
In the second set, the signal frequency has been fixed393
to 50 Hz, whereas DUT sampling frequency has been changed394
from 1 kHz to 1 MHz.395
Tests have been performed for two DUT channels396
(CH0 and CH1). Here, for the sake of brevity, only the results397
related to CH0 are shown.398
Fig. 8 shows the results of the first set of tests, referring399
to 1 and 10 V ranges only; the results for 2 V range and400
5 V ranges are very similar to those of 10 V range. The inset401
shows a zoom between 50 and 200 Hz. The performances402
of the channel slight decrease passing from range 1 V to403
range 10 V. Fig. 8 shows also the expanded uncertainty (level404
of confidence 95%). In the considered situation, CH0 exhibits405
an absolute phase error lower than 10 mrad till 10 kHz. The406
expanded uncertainty is about 4 µrad at 50 Hz and 150 µrad407
at 20 kHz.408
In Fig. 9, the results of the second set are shown. Also in this409
case, smaller errors have been found at 1 V, about −43 µrad,410
with respect to 10 V, about −60 µrad. The behaviors of the411
other ranges are very similar to each other, with performances412
Fig. 10. Comparison between the difference of the absolute phase errors of
channel 0 and channel 1 and their relative phase error. Sampling frequency
is fixed to 1 MHz and signal amplitude and frequency change.
Fig. 11. Comparison between the difference of the absolute phase errors of
channel 0 and channel 1 and their relative phase error. Signal frequency is
fixed to 50 Hz and signal amplitude and sampling frequency change.
slightly lower than those found for the first range. The increase 413
in sampling frequency over a few kilohertz does not produce 414
remarkable improvement in terms of uncertainty. In fact, 415
the expanded uncertainty (level of confidence 95%) is 4 µrad 416
for every sampling frequency. 417
VI. VALIDATION WITH PHASE 418
COMPARATOR MEASUREMENTS 419
In order to demonstrate the validity of the proposed method, 420
an experimental comparison with results obtained by a digital 421
phase comparator was performed. 422
The relative phase delay between DUT channel 0 and 423
channel 1 has been measured in two different ways: a) as a 424
difference between the absolute phase errors (each measured 425
through the procedure described in Sections II and V) and b) 426
measuring directly their relative phase delay by a previously 427
characterized phase comparator. The same method described 428
in Section IV-A is used to measure the relative phase delay 429
between channel 0 and channel 1 of the DUT. The same 430
signal has been input to channel 0 and channel 1, samples 431
are simultaneously acquired, DFT is applied to the samples 432
and the phase difference of the fundamental components is 433
evaluated. The same two sets of tests discussed in Section V 434
have been performed. Fig. 10 shows the results of the first set 435
of tests, whereas Fig. 11 deals with the results of the second 436
set. Fig. 10 shows also two insets, where the zooms around 437
50 Hz and around 20 kHz are shown. 438
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The values estimated with the two methods are always in a439
very good agreement. Maximum deviations are within 2 µrad440
at 50 Hz and 6 µrad at 20 kHz. The measurement results441
are always compatible within their uncertainty, considering442
the correlation due to use of same frequency counter and443
the PRS. The expanded uncertainty (level of confidence 95%)444
of the difference of the absolute phase errors is lower than445
5 µrad, whereas that of the relative phase error, given by the446
comparator, is lower than 1.6 µrad up to 20 kHz.447
VII. CONCLUSION448
In this paper, a method for the measurement of the absolute449
phase error of a digitizer, defined as the phase displacement450
between the digitized output and the input analog waveform,451
is presented. The method is based on the use of a PRS452
(a square wave), synchronous with the input sine wave, and453
the characterization of the phase frequency response of the454
employed AWG. The method has been applied to a high-455
performance digitizer (10 V, 16 bit, 4 MHz), measuring the456
absolute phase errors of two different channels. The expanded457
uncertainty of the method has been quantified as 4 µrad at458
50 Hz and 150 µrad at 20 kHz. Good agreement within a few459
microradians up to 20 kHz has been also found when results460
of phase differences have been compared with those obtained461
by a phase comparator.462
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Measurement of the Absolute Phase
Error of Digitizers
Gabriella Crotti , Antonio Delle Femine , Student Member, IEEE, Daniele Gallo , Member, IEEE,
Domenico Giordano , Carmine Landi , Senior Member, IEEE,
and Mario Luiso , Member, IEEE
Abstract— This paper proposes a method for the measure-1
ment of digitizer absolute phase errors, defined as the phase2
displacement between the digitized output and the input analog3
waveform. The measurement procedure is based on the use of a4
phase reference signal (PRS), which is theoretically synchronous5
with the input analog waveform and that triggers the digitizer6
sampling clock. From the characterization of the waveform7
generator phase response and the measurement of the time8
delay of the digitizer sampling clock with respect to the PRS,9
an accurate evaluation of the digitizer absolute phase error is10
obtained. The method has been applied to a high-performance11
digitizer, measuring the absolute phase errors of two different12
channels. The expanded uncertainty of the method has been13
quantified as a few microradians at 50 Hz and 150 µrad14
at 20 kHz.15
Index Terms— Calibration, Digital Low-Power Instrument16
Transformer (DLPIT), digitizer, Discrete Fourier Transform17
(DFT), phase measurement, Phasor Measurement Unit (PMU),18
power system measurements.19
I. INTRODUCTION20
THE knowledge of phase angles of signals is at the base of21 many engineering applications, from telecommunications22
to power systems [1], [2]. In particular, in most measurement23
applications, electronic instrumentation is based on digitizers24
to convert analog signals to digital samples that are handled25
by digital signal processors to get the desired measurement26
value. However, every digitizer has its own phase frequency27
response which introduces a phase deviation, between the28
analog input and its corresponding digital output samples, that29
is here defined as the absolute phase error of the digitizer.30
This deviation depends on the characteristics of the digitizer31
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input circuitry and the digitalization architecture. For very 32
low-frequency signals, this phase deviation can be negligible, 33
if the phase displacement reflects into a time delay much 34
lower than the time period of the considered waveform. For 35
many applications, two channels of the same digitizer are 36
involved in the measurement at the same time (i.e., power, 37
energy, or impedance measurement) so that only the relative 38
phase delay between channels is important. Measuring the 39
relative phase delay between the two channels of the same 40
digitizer, or two channels of two different digitizers with 41
synchronized sampling clocks, is an issue faced in a num- 42
ber of scientific papers [3]–[5]. However, there are special 43
applications, such as high-accuracy calibration of Phasor Mea- 44
surement Units (PMU) for medium voltage grid application 45
[6]–[10] or calibration of low-power instrument transformers 46
[11]–[14] with digital output (DLPIT, carried out by compar- 47
ison with a standard analog transformer), where high phase 48
accuracies, of the order of the microradian, are required. 49
In these situations, the absolute phase deviation of the single 50
channel of the used digitizer may be comparable or higher 51
than the required accuracy, introducing an unacceptable sys- 52
tematic error that highly influences the measurement result. 53
An interesting technique for the measurement of digitizer 54
absolute phase error was proposed in [15], which involves 55
the generation of a reference signal with known phase with 56
respect to a time reference, but it is not thoroughly discussed 57
and only first results are shown. 58
In this paper, a different technique for measuring the 59
absolute phase errors of digitizer is presented. The technique 60
has been introduced in [16], but here a thorough theoretical 61
explanation is given, together with an exhaustive uncertainty 62
analysis and an experimental validation. It is based on the 63
preliminary characterization of the phase error of the used 64
analog waveform generator with respect to a phase reference 65
signal (PRS), through the use of a phase comparator [4], [5]. 66
By means of a frequency counter, which measures the time 67
delay between the sampling clock of the digitizer under 68
test (DUT) and the PRS, and applying the discrete Fourier 69
transform (DFT) to the DUT samples, the absolute phase error 70
of the DUT is measured. 71
This paper is organized as follows. Section II describes the 72
measurement procedure, whereas Section III focuses on the 73
adopted measurement setup. Section IV analyzes systematic 74
errors and uncertainty contributions. Section V discusses the 75
experimental characterization of a digitizing module, and 76
0018-9456 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
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Fig. 1. Time delay between sine wave and PRS.
Section VI, in order to validate the proposed technique,77
presents a comparison with results obtained through a phase78
comparator [3]–[5].79
II. MEASUREMENT METHOD80
The measurement of the absolute phase error of a digitizer81
involves the evaluation of a phase delay between a digitized82
quantity, that is the output samples of the digitizer, and an83
analog quantity (typically a voltage), that is the digitizer84
input signal. To the best of the authors’ knowledge, direct85
measurement methods able to quantify this phase error are86
not available. Therefore, an indirect measurement method,87
based on the introduction of a reference phase signal (a square88
wave), having the same frequency of the input signal, has been89
adopted.90
At first, let consider an arbitrary waveform generator (AWG)91
that also provides a signal that acts as the PRS. This is a92
square signal with the same periodicity T0 of the generated93
sinusoidal signal. When a sinusoidal signal sg is generated,94
ideally, the zero crossing of the sine wave and square wave95
should be at the same time instant. Actually, due to the96
frequency response of the AWG and to its internal time delay,97
there is a time delay Tg between the zero crossing of sine98
wave and the rising edge of square wave. Assuming the rising99
edge of the PRS as the time reference (t = 0), the time delay,100
which corresponds to an initial phase angle of the sine wave101
equal to ϕg , is102
ϕg( f0) = 2πT0 Tg = 2π f0 · Tg = ω0Tg (1)103
where f0 is the signal frequency. Thus, the generated sine104
wave can be written as105
sg(t) = sin(2π f0t − ϕg) (2)106
where for the sake of simplicity, a unitary amplitude is107
considered. This effect is illustrated in Fig. 1.108
Now, let suppose that PRS is used to trigger the starting109
of the sampling performed by the digitizer (DUT) to be110
characterized. Ideally, the first command of the sampling111
should be aligned with the rising edge of PRS, but, due to112
Fig. 2. Time delay between PRS and sampling commands.
Fig. 3. Time delay between sampling commands and acquired samples.
the delay of the clock paths, it is actually delayed of a time 113
interval Tc (see Fig. 2). 114
After that, sampling commands are generated equally 115
spaced of the chosen sampling period Ts with the accuracy 116
of the adopted sampling clock (Fig. 2). 117
In a digitizer, the sampling command should ideally produce 118
an instantaneous acquisition of a sample but, actually, there is 119
always a delay T dDUT between the sampling command and the 120
acquisition of the sampled value. This delay impacts on the 121
acquired waveform as a phase shift. This, summed to the phase 122
shift ϕaDUT introduced by the transfer function of the analog 123
input circuitry of the digitizer, determines a phase error, i.e., 124
the absolute phase error of the digitizer (ϕDUT). Therefore, 125
the absolute phase error of the DUT can be expressed as 126
ϕDUT = 2π f0T dDUT + ϕaDUT. (3) 127
As a consequence, the time delay between the sampling 128
command and the acquisition of the sampled value is 129
TDUT = ϕDUT2π f0 . (4) 130
This situation is depicted in Fig. 3. 131
In order to evaluate the absolute phase error, let suppose that 132
the DUT is supplied with a signal sg and the PRS triggers 133
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Fig. 4. DUT sinusoidal input, PRS, and ideal and actual samples acquired
by DUT.
Fig. 5. Measurement setup.
the sampling performed by the DUT. All the phenomena134
previously shown occur together, as shown in Fig. 4.135
The sinusoidal waveform acquired by the DUT can be136
expressed as137
sDUT(kTs) = sin(2π f0(kTs + Tc + TDUT − Tg))138
= sin(2π f0kTs + ϕc + ϕDUT − ϕg)139
= sin(2π f0kTs + ϕT ) (5)140
where time delays are given in terms of phase displace-141
ments (1). The term ϕT represents the comprehensive effect142
of all the time delays on the phase displacement of the143
acquired sinusoid. The phase angle ϕT can be evaluated by144
performing the DFT on the acquired samples and evaluating145
the phase angle at frequency f0 with a synchronized acqui-146
sition or different signal processing techniques. The phase147
deviation ϕDUT, introduced by the DUT at frequency f0, can148
be then obtained by149
ϕDUT = ϕT − ϕc + ϕg (6)150
where the phase delays ϕc and ϕg are measured as detailed in151
the following.152
III. MEASUREMENT SETUP153
To validate the proposed method, a proper automated test154
bench has been realized. Its block scheme is shown in Fig. 5.155
The system is based on a PXI (PCI eXtension for Instru-156
mentation) chassis: a GPS-disciplined Rubidium atomic clock157
(Fluke 910R) and an external universal frequency counter 158
(Agilent 53230A). The multifunction I/O module National 159
Instruments (NI) PXIe-6124 (±10 V, 16 bit, maximum sam- 160
pling rate 4 MHz) is the DUT. The module NI PXI-5422 161
(± 12 V, programmable gain, 16 bit, maximum sampling rate 162
200 MHz) has been used for AWG. The NI PXI 4462 (±10 V, 163
24 bit, maximum sampling rate of 204.8 kHz) module is used 164
as a phase comparator. 165
All the instruments of the test bench operate synchronously 166
since the clock source from the Fluke 910R is provided 167
to the whole PXI backplane and to the frequency counter 168
as external time base. Clock signals (with frequency dif- 169
ferent from 10 MHz) and trigger signals are generated by 170
the NI PXI-6683H synchronization board. In particular, the 171
sampling clock of DUT (CDUT in Fig. 5), the PRS and the 172
AWG generation clock (CAWG in Fig. 5, set to 5 MHz) are 173
generated by the NI PXI-6683H. A digital storage oscilloscope 174
(Lecroy MDA810, not shown in Fig. 5) is used to control the 175
correct operation of the setup and measure the rise time of 176
the PRS. It is worth to underline that CDUT is externally pro- 177
vided to the DUT, through the terminal PFI0 (Programmable 178
Function Input 0); moreover, the DUT starts to sample when it 179
recognizes the first pulse of the sample clock, which is delayed 180
from PRS of a time Tc (see Fig. 2). 181
The AWG, generating the sine wave sg , is connected to 182
both the DUT and phase comparator (COMP), which measures 183
the phase difference ϕg between sg and PRS. The frequency 184
counter gives the time delay Tc between PRS and DUT sam- 185
pling clock. All the clock and signal paths are symmetrically 186
managed (as better explained in the following) in order to 187
avoid different propagation delays. 188
Measurement software is developed in LabVIEW, using the 189
event-based state-machine approach. 190
For each test point, amplitude and frequency of the test sig- 191
nal of the DUT can be chosen and 30 repeated measurements 192
of ϕT , Tc, and ϕg are performed. In order to evaluate ϕT , for 193
each test frequency, a time window equal to a fixed number 194
of signal periods is used to perform the DFT. 195
For the sake of simplicity, in the realized setup, a DUT 196
which accepts external sampling clock is used. However, 197
the proposed method does not lose generality even in the 198
presence of a DUT which accepts the sampling clock through 199
the communication bus (whatever it is), since it is sufficient 200
to access to the pin receiving the sampling clock. 201
IV. SYSTEMATIC ERRORS AND SOURCES 202
OF UNCERTAINTY 203
A. Counter and Comparator Interchannel Delay 204
Both the measurement values given by the phase com- 205
parator, ϕg , and the frequency counter, Tc, are affected by 206
systematic errors due to differential time delay between the 207
two paths to the channel inputs of the instruments. These 208
systematic effects can be estimated and corrected as briefly 209
described in the following. 210
Let consider the two input paths of a frequency counter, 211
as depicted in Fig. 6(a): τ ′a and τ ′b indicate the time delays 212
in propagation due to the cables that connect the signals 213
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Fig. 6. (a) Delays at the input channels of a frequency counter. (b) Cumulative
delay representation.
Fig. 7. Differential delay of a frequency counter including cables.
to channel A and channel B, respectively and τ ′′a and τ ′′b214
are the time delays due to the conditioning circuits at the215
inputs stages of channel A and channel B, respectively. For216
time measurements that involve both channels, the effects of217
these delays can be cumulated into a differential delay, τab,218
equal to219
τab = τ ′a + τ ′′a −
(
τ ′b + τ ′′b
) (7)220
and accounted as done in Fig. 6(b).221
The differential delay τab is a systematic delay, at least222
in a short-term time period and, thus, can be compensated.223
To this aim, we consider two square signals Sa and Sb with224
time shift τd . Setting Sa as a start and Sb as a stop [Fig. 7(a)]225
T 1 is obtained; then, swapping the two inputs and start and226
stop [see Fig. 7(b)] and repeating the measurement, T 2 is227
obtained. It is228
{
T 1 = τd − τab
T 2 = τd + τab (8)229
and230
τd = T 1 + T 22 . (9)231
In this way, performing two measurements and combining232
opportunely the results, the systematic time delay between233
channel A and channel B is automatically compensated.234
Similar considerations can be done for the phase compara- 235
tor, considering now that the signals at its inputs have relative 236
phase delay of ϕd . The introduced uncertainty contribution 237
depends on the repeatability and stability of the generated 238
signals. In this case, the systematic effect introduced by 239
the comparator can be modeled with a differential phase 240
displacement ϕab. 241
Performing two measurements, inverting the inputs, (10) is 242
obtained. It results 243
{
ϕ1 = ϕab + ϕd
ϕ2 = ϕab − ϕd (10) 244
B. Time Delay Between DUT Sampling Clock and PRS 245
As it is explained in Section II, the rising edge of the PRS 246
is considered as the time reference (t = 0), and, thus, all the 247
measured time or phase delays are referred to it. However, an 248
uncertainty source has to be considered as associated with this 249
assumption that is the fact that the PRS is not an ideal square 250
wave; this aspect particularly affects the measurement of the 251
time delay between the DUT sampling clock and the PRS. 252
In fact, the intrinsic low-pass behavior of the PRS generation 253
affects amplitudes and phases of all harmonic components of 254
the generated square wave, possibly introducing phase delays. 255
Nevertheless, if the analog bandwidth of the PRS generator 256
is sufficiently greater than the fundamental frequency of the 257
generated square wave, then the contribution to the total uncer- 258
tainty, due to this assumption, can be considered small. For the 259
case at hand, the square waves (PRS and DUT sampling clock) 260
are generated by the synchronization board, which is optimized 261
to deal with square waves and has an analog bandwidth of 262
about 50 MHz, whereas the maximum analyzed frequency 263
is 20 kHz, that is more three orders of magnitudes lowers. 264
However, measuring the rise time of the PRS, the estimated 265
uncertainty contribution is lower than 0.2 μrad at 50 Hz and 266
68 μrad at 20 kHz. 267
C. Phase Delay Between Sine Wave and PRS 268
From a mathematical point of view, the phase is defined 269
for a sine wave with respect to a time reference. Therefore, 270
the problem of measuring the phase delay between the sine 271
wave and the PRS is ill-posed. It is more correct to consider 272
the time delay between the rising edge of the PRS and the 273
zero crossing, with positive slope, of the sine wave. Then, 274
it is straightforward to think to employ a frequency counter 275
to measure this time delay. However, the frequency counter, 276
in order to measure the time delay between two signals, adopts 277
trigger circuits to “square” the two waveforms. Especially 278
with low-frequency signals, as in the case here considered, 279
characterized by a low slope in correspondence of the zero 280
crossing, the trigger circuits can introduce an unacceptable 281
uncertainty. 282
However, it can be analytically demonstrated that the posi- 283
tive zero crossing of the fundamental component of a square 284
wave is coincident with the rising edge of the square wave. 285
Therefore, the problem can be simplified by measuring the 286
phase delay between the sine wave and the fundamental 287
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component of the square wave, through the use of a digital288
phase comparator.289
The fundamental component of a square wave can be290
obtained with a suitable analog filter. However, it is well291
known that analog filters introduce noise and could have292
problems of time stability, which influences the repeatability293
of the measurements. Moreover, their characteristics could be294
very sensitive to the environmental conditions.295
The phase delay between the sine wave and the PRS296
is here measured in the frequency domain, performing the297
DFT on the samples of the two waveforms; this is possible298
since the considered signals are stationary. As it is known,299
the frequency spectral content of a square wave is infinite,300
and, thus, the effect of the finite sample rate causes aliasing.301
This, in turns, makes some of the aliased high-frequency302
components (the harmonic frequencies that differ from a303
multiple of the sampling frequency by an amount exactly equal304
to the fundamental frequency) sum up to fundamental tone,305
causing the modification of the fundamental phase angle and,306
therefore, making the measurement less accurate.307
This problem was here solved using a digital antialiasing308
filter, with variable order (depending on the chosen sampling309
rate) and cutoff frequency equal to about half of the chosen310
sampling rate; the filter is internal to the COMP and is311
applied to all COMP inputs. In this way, assuming that the312
chosen COMP sampling rate is sufficiently higher than the313
PRS fundamental frequency (as in this case): 1) the aliasing314
problem is prevented; 2) the Nyquist theorem is respected for315
the fundamental component of the PRS; and 3) the phase angle316
of the fundamental tone of the PRS is correctly evaluated.317
Nevertheless, an uncertainty source, due to the fact that318
the two input channels of the COMP are stimulated with319
waveforms with different characteristics, i.e., a sine wave and320
a square wave, has to be considered. In particular, the square321
wave could stimulate a residual nonlinear behavior of the322
channel, which is not stimulated by the sine wave.323
In other words, the hypothesis at the basis of the compensa-324
tion of the interchannel phase delay, explained in Section IV-A,325
is the linearity of the input channels of the COMP. If signals326
that stimulate nonlinear behavior of the channels are used,327
then the interchannel phase delay cannot be compensated in328
the way it is explained. Nevertheless, two comments are due.329
First of all, the used digitizer for the COMP [18] has very330
good linearity and noise performances and so its main behavior331
can be considered linear. Moreover, even if a residual nonlinear332
behavior can be faced when using square waves, it is not a333
simplification to assume that the nonlinear behaviors of the334
two channels are the same.335
If these two hypotheses are true, considering again the336
signals in Section IV-A and assuming that the signal b is the337
fundamental component of the PRS, then (10) can be rewritten338
as follows:339
{
ϕ1 = ϕab + ϕd + ϕ1,NL
ϕ2 = ϕab − ϕd + ϕ2,NL
(11)340
where the values ϕ1,NL and ϕ2,NL are the additional phase341
displacement due to the square wave when it is applied to the342
TABLE I
STANDARD UNCERTAINTY CONTRIBUTIONS
first and to the second channel, respectively. Since we have 343
assumed that ϕ2,NL = ϕ1,NL, then (10) is still valid. 344
The contributions of these assumptions to the total uncer- 345
tainty are quantified to be lower than 0.1 μrad at 50 Hz 346
and 32 μrad at 20 kHz. It has been estimated by measuring 347
the mismatching between the relative phase error of the two 348
channels: 1) when they measure the same sine wave and 349
2) when they measure the same square wave. 350
D. Uncertainty on Sampling Event of the DUT 351
Another source of uncertainty is represented by the time 352
instant in which the DUT that receives a sampling clock pulse 353
performs the sampling. It is worthwhile noting that, to the aim 354
of the analyses made in this subsection, the jitter and the noise 355
of the sampling clock are not considered. 356
From the datasheet of the DUT [19], it is known that it 357
recognizes a sampling command when the rising edge of the 358
sampling clock reaches the value of about 2.2 V. 359
Therefore, a combined contribution to the total uncertainty 360
is considered given by: 1) the not perfect vertical rising edge of 361
the sampling clock and 2) the not perfect recognition of 2.2 V 362
by the DUT. With the frequency counter, the time interval 363
between the sampling clock crossings for 2.1 and 2.3 V has 364
been measured. Its uncertainty contribution has been quantified 365
to be lower than 10 nrad at 50 Hz and 4 μrad at 20 kHz. 366
E. Distortions on High-Frequency Content Signals 367
When a square signal, sampling clock or PRS, is con- 368
nected to two measuring systems with high input impedance, 369
as required by the procedure (Fig. 5), a strong distortion arises 370
at the edge of such signals. 371
This distortion introduces a high variability in the time delay 372
measurements. However, no significant distortion has been 373
detected when the square signal generator is connected to only 374
one measuring system. 375
Therefore, under the assumption of good short-term stability 376
of the generation and acquisition system, the measurements 377
have been performed in sequence. 378
F. Uncertainty Budgets 379
Starting from the analysis of the systematic errors and the 380
uncertainty sources, shown in Sections IV-A–IV-E, the uncer- 381
tainty budget is quantified in Table I. It summarizes all the 382
standard uncertainty contributions, where all the repeatability 383
and stability contributions are summed up. 384
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Fig. 8. Absolute phase error of channel 0 of the DUT, when the sampling
frequency is fixed to 1 MHz and signal amplitude and frequency change.
Fig. 9. Absolute phase error of channel 0 of the DUT, when the signal
frequency is fixed to 50 Hz and signal amplitude and sampling frequency
change.
V. EXPERIMENTAL RESULTS385
The DUT is tested in a variety of conditions. Four different386
signal amplitudes (1, 2, 5, and 10 V), corresponding to four387
different DUT input ranges, have been used.388
Signal frequencies from 1 Hz to 20 kHz have been consid-389
ered. Two sets of tests have been performed. In the first set,390
the DUT sampling frequency has been set to 1 MHz and the391
signal frequency has been varied.392
In the second set, the signal frequency has been fixed393
to 50 Hz, whereas DUT sampling frequency has been changed394
from 1 kHz to 1 MHz.395
Tests have been performed for two DUT channels396
(CH0 and CH1). Here, for the sake of brevity, only the results397
related to CH0 are shown.398
Fig. 8 shows the results of the first set of tests, referring399
to 1 and 10 V ranges only; the results for 2 V range and400
5 V ranges are very similar to those of 10 V range. The inset401
shows a zoom between 50 and 200 Hz. The performances402
of the channel slight decrease passing from range 1 V to403
range 10 V. Fig. 8 shows also the expanded uncertainty (level404
of confidence 95%). In the considered situation, CH0 exhibits405
an absolute phase error lower than 10 mrad till 10 kHz. The406
expanded uncertainty is about 4 μrad at 50 Hz and 150 μrad407
at 20 kHz.408
In Fig. 9, the results of the second set are shown. Also in this409
case, smaller errors have been found at 1 V, about −43 μrad,410
with respect to 10 V, about −60 μrad. The behaviors of the411
other ranges are very similar to each other, with performances412
Fig. 10. Comparison between the difference of the absolute phase errors of
channel 0 and channel 1 and their relative phase error. Sampling frequency
is fixed to 1 MHz and signal amplitude and frequency change.
Fig. 11. Comparison between the difference of the absolute phase errors of
channel 0 and channel 1 and their relative phase error. Signal frequency is
fixed to 50 Hz and signal amplitude and sampling frequency change.
slightly lower than those found for the first range. The increase 413
in sampling frequency over a few kilohertz does not produce 414
remarkable improvement in terms of uncertainty. In fact, 415
the expanded uncertainty (level of confidence 95%) is 4 μrad 416
for every sampling frequency. 417
VI. VALIDATION WITH PHASE 418
COMPARATOR MEASUREMENTS 419
In order to demonstrate the validity of the proposed method, 420
an experimental comparison with results obtained by a digital 421
phase comparator was performed. 422
The relative phase delay between DUT channel 0 and 423
channel 1 has been measured in two different ways: a) as a 424
difference between the absolute phase errors (each measured 425
through the procedure described in Sections II and V) and b) 426
measuring directly their relative phase delay by a previously 427
characterized phase comparator. The same method described 428
in Section IV-A is used to measure the relative phase delay 429
between channel 0 and channel 1 of the DUT. The same 430
signal has been input to channel 0 and channel 1, samples 431
are simultaneously acquired, DFT is applied to the samples 432
and the phase difference of the fundamental components is 433
evaluated. The same two sets of tests discussed in Section V 434
have been performed. Fig. 10 shows the results of the first set 435
of tests, whereas Fig. 11 deals with the results of the second 436
set. Fig. 10 shows also two insets, where the zooms around 437
50 Hz and around 20 kHz are shown. 438
IEE
E P
ro
of
CROTTI et al.: MEASUREMENT OF THE ABSOLUTE PHASE ERROR OF DIGITIZERS 7
The values estimated with the two methods are always in a439
very good agreement. Maximum deviations are within 2 μrad440
at 50 Hz and 6 μrad at 20 kHz. The measurement results441
are always compatible within their uncertainty, considering442
the correlation due to use of same frequency counter and443
the PRS. The expanded uncertainty (level of confidence 95%)444
of the difference of the absolute phase errors is lower than445
5 μrad, whereas that of the relative phase error, given by the446
comparator, is lower than 1.6 μrad up to 20 kHz.447
VII. CONCLUSION448
In this paper, a method for the measurement of the absolute449
phase error of a digitizer, defined as the phase displacement450
between the digitized output and the input analog waveform,451
is presented. The method is based on the use of a PRS452
(a square wave), synchronous with the input sine wave, and453
the characterization of the phase frequency response of the454
employed AWG. The method has been applied to a high-455
performance digitizer (10 V, 16 bit, 4 MHz), measuring the456
absolute phase errors of two different channels. The expanded457
uncertainty of the method has been quantified as 4 μrad at458
50 Hz and 150 μrad at 20 kHz. Good agreement within a few459
microradians up to 20 kHz has been also found when results460
of phase differences have been compared with those obtained461
by a phase comparator.462
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